


FIG. 1










FIG. 5

The number of cycles

**1**6

Interlock T5

FIG. 6

		Address	Address Mnemonic	Instruction execution contents	Update resource
	Instruction	0008×0	1 0x8000 sub R0,R1 R0=R0 - R1	R0=R0 - R1	RO
Instruction aroup 1	Instruction	0×8002	2 0x8002 add R2,1	R2=R2 + 1	R2
L	Instruction 3	0x8004	ld R3,(R4+)	3 0x8004 Id R3,(R4+) R3=mem(R4),R4=R4+4	R3,R4
Instruction	Instruction Instruction 4	9008×0	st (R4+),R2	4 0x8006 st (R4+),R2 mem(R4)=R2,R4=R4+4	mem(R4),R4
group 2	Instruction 5	5 0x8008 or R5,R6		R5=R5   R6	R5

FIG. 7

Cycle	Update resource
N+1	R0,R2,R3,R4
N+2	<none></none>
N+3	mem(R4),R4,R5

FIG. 8


		Address	Address Mnemonic	Instruction execution contents
	Instruction 6	0006×0	cmp F0,R0,R1	6 0x9000 cmp F0,R0,R1 F0=1 when R0 equals to R1,
Simultaneous				F0=0 when R0 does not equal to R1,
execution	Instruction 7	0x9002	[F0] add R2,1	7 0x9002 [F0] add R2,1   R2=R2+1 when F0 is 1
				Nothing is performed when F0 is not 1
	Instruction 8	0x9004	8 0x9004 add R3,1	R3=R3+1

FIG. 9

		Address	Mnemonic	Instruction execution contents
	Instruction 12	12 0xB000	mov R0,1	R0=1
Simultaneous	Instruction 13	13 0xB002	ld R1,(R2+)	R1=mem(R2),R2=R2+4
	Instruction 14	14 0xB004	mov R1,3	R1=3

FIG. 10

The number of cycles






FIG. 13

Fetch	information			
	PC of Instruction X	PC of Instruction Y	PC of Instruction Z	
	Instruction X PC of valid flag	Instruction Y valid flag	Instruction Z valid flag	
	Instruction X	Instruction Y	Instruction Z	
	Instruction X issuing flag	Instruction Y issuing flag	Instruction Z issuing flag	

FIG. 14




FIG. 15




FIG. 16








FIG. 17












FIG. 22

		PC	Mnemonic	Simulation result {R0,R1,R2,R3,F0} {	Simulation result Display result {R0,R1,R2,R3,F0} {R0,R1,R2,R3,F0}	Stop
Instruction		0006×0	6 0x9000 cmp F0,R0,R1	[1,0,0,0,0]	[1,0,0,0,1]	0
group 1	Instruction 7	0x3002	[F0] add R2,1	7 [0x9002][F0] add R2,1 [1,0,0,0,0]	7 $[0x9002]$ [F0] add $[82,1]$ $[1,0,0,0,0]$ $[1,0,0,0,0]$	×
Instruction group 2	Instruction	8 0x9004	add R3,1	[1,0,0,1,0]	[1,0,0,0,0]	0

FIG. 23

		PC	Mnemonic	Display result {R0,R1,R2,R3,R4,R5,R6}	Stop
	Instruction 1 0x8000 sub R0,R1	0x8000	sub R0,R1	[10,5,0,0,1,2]	0
Instruction group 1	Instruction Instruction 2 0x8002 add R2,1	0x8002	add R2,1	[5,5,0,0,0,1,2]	0
L S O	Instruction 3   0x8004   Id R3,(R4+)	0x8004	ld R3,(R4+)	[5,5,1,0,0,1,2]	0
Instruction	Instruction Instruction 4 0x8006 st (R4+),R2	9008×0	st (R4+),R2	[5,5,1,100,4,1,2]	0
group 2	group 2 Instruction 5 0x8008 or R5,R6	0x8008	or R5,R6	[5,5,1,100,8,1,2]	0

FIG. 24

		PC	Mnemonic	Display result {R0,R1,R2}		Stop
	Instruction 12 0xB000 mov R0,1	0xB000	mov R0,1	[0'0'0]		$\circ$
Instruction 1	Instruction 13 $\left 0$ xB002 $\right $ Id R1,(R2+)	0×B002	ld R1,(R2+)	[1,0,0]		$\bigcirc$
) ) )	Instruction 14 0xB004 mov R1,3	0xB004	mov R1,3	[1,200,4]	)	$\circ$
First register file [R0,R1,R2]	Second register file [R0,R1,R2]		Third register file [R0,R1,R2]	Fourth register file [R0,R1,R2]	Memory access data	

Third	Fourth	Memory
[R0,R1,R2]	[R0,R1,R2]	data
{1,0,0}	{1,0,4}	{200}

{0'0'0}

{1,3,4}

FIG. 25


		S	Mnemonic	Simulation result {R0,R1,R2,R3,F0}	Simulation result Display result {R0,R1,R2,R3,F0} {Stop	Stop
struction	Instruction Instruction 6		0x9000 cmp F0, R0, R1	[1,0,0,0,0]	[1,0,0,0,0]	0
group 1	Instruction 7		0x9002 [F0] add R2, 1	[1,0,0,0,0]	[1,0,0,0,0]	0
Instruction group 2	Instruction Instruction 8 group 2	0x9004	add R3, 1	[1,0,0,1,0]	[1,0,0,1,0]	0


## FIG. 26

```
> set stepmode, cycle
Cycle Step Mode is set as single step mode.
>
```

## FIG. 27

```
> set stepmode, inst
Instruction Step Mode is set as single step mode.
>
```





		M3 W7
w <sub>5</sub>	PC = 0x0000810A R0 = 0x00000001 R1 = 0x00000001 R2 = 0x00002004 R3 = 0x00000000 R4 = 0x10000000 R5 = 0x00000000 R5 = 0x00000000 R7 = 0x000000000 R8 = 0x000000000 SP = 0x00000010	EX WB 0x0008104 Cmp add Id
W <sub>,1</sub>	MNEMONIC mov R0, 0 mov R1, 1;; add R0, R1;; ld R3, (R2+) or R4, R5;; cmp. F0, R0, R3;;; mov R4, 0 ld R3, (R2); jmp R8;;	Stage   IF   DC   EX   WB   Pc   0x0008104   0x0008104   0x0008104   0x0008104   Slot X   Id   Id   Id   Id   Id   Id   Id
	PC LINE FLG MI 0x0008100 200 m 0x0008102 201 m 0x0008104 202 ac 0x0008106 203 Id 0x0008108 204 [F1] or 0x0008110 205 [F0] mc 0x0008112 205 Id 0x0008114 206 jir	Program is aborted. > display pipeline > s > s > s > limit of the color of the colo
FIG. 30	Σ I	W3

₩

